載入中...
8
0
OldMen 於2年10個月前貼文
The SPI bus specifies four logic signals. * SCLK--Serial Clock (output from master) * MOSI/SIMO--Master Output, Slave Input (output from master) * MISO/SOMI--Master Input, Slave Output (output from slave) * SS--Slave Select (active low; output from master)
© Copyright funP.com, 2006-2009, all rights reserved.